MgO film deposition by ALD.
. Further, the electron barrier height is estimated to be ~60 meV ( Figure S2b ).
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P-N Homojunction Diode.
The p-n junction is one of the important and fundamental building blocks of the electronics and optoelectronics. BP-based p-n homojunction diode was fabricated by selective doping with 25 nm thick MgO. Figure S3 shows the typical rectification characteristics of a BP homojunction diode. Figure S4 , the gate capacitance density was measured to be 1.25 × 10 -7 F/cm 2 , and the k value of the Al 2 O 3 is extracted to be 7.12. 
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Intrinsic delay estimation.
The intrinsic delay of the inverter can be estimated as follows. The parasitic capacitance C p is mainly contributed by the gate capacitance of the two FETs, and can be calculated by
where L is the length of the gate electrode, W is the channel width, ε r is the dielectric constant of Al 2 O 3 , t ox is gate dielectric thickness, and ε 0 is the permittivity of free space.
As a result, C p =0.004 pF is obtained. In addition, from Figure 4d , the peak drive current of the inverter at 1.5 V dd can be obtained as 250 nW/1.5 V=167 nA. Therefore, the intrinsic delay can be estimated to be: τ intrinsic =C p V DD /I=36 ns, corresponding to a maximum frequency of 4.5 MHz. For the as-fabricated device in this work, its operation speed is limited due to a large parasitic capacitance resulted from large overlapping area between the electrode pads and global gate. Superior frequency performance can be achieved by shortening the channel length, which in effect will reduce both gate capacitance and channel resistance, or by using a higher V DD , which will reduce the carrier transit time in the channel.
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11. A detailed comparison of BP inverter with reported 2D-related inverters. 
